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Abstract
Bounded Model Checking (BMC) relies on solving a sequence of
highly correlated Boolean satisﬁability (SAT) problems, each of
which checks for the existence of counter-examples of a bounded
length. The performance of SAT search depends heavily on the
variable decision ordering. We propose an algorithm to exploit the
correlation among different SAT problems in BMC, by predicting
and successively reﬁning a partial variable ordering. This order-
ing is based on the analysis of all previous unsatisﬁable instances,
and is combined with the SAT solver’s existing decision heuristic
to determine the ﬁnal variable decision ordering. Experiments on
real designs from industry show that our new method improves the
performance of SAT-based BMC signiﬁcantly.
Categories and Subject Descriptors: B.6.3 [Logic design]: De-
sign aids
General Terms: Veriﬁcation
Keywords: Bounded Model checking, SAT, decision heuristic
1. Introduction
Bounded Model Checking (BMC [1]), based on Boolean satisﬁ-
ability (SAT), has been widely accepted as a complement to model
checking based on Binary Decision Diagrams (BDDs). In BMC,
the existence of counter-examples to a linear time property of a
bounded length is encoded in a Boolean formula—the formula is
satisﬁable if and only if a counter-example exists.
Many modern SAT solvers [15, 12, 7] are based on the Davis-
Logemann-Loveland (DLL) search procedure [4]. At each node in
the “search tree,” a variable is selected and assigned either 0 or 1.
The assignment may cause the values of other variables to be im-
plied; these implications are applied iteratively to further prune the
subsequent searches. Backtracking occurs whenever there is a con-
ﬂict (i.e., the subformula becomes unsatisﬁable). This procedure
terminates whenever a satisfying assignment is found or the entire
search tree has been explored.
Like many known search problems, the order in which Boolean
variables are assigned (as well as the values assigned) affects the
SAT solving performance signiﬁcantly. In fact, different variable
decision orderings imply different search trees, whose sizes and
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corresponding search times can be quite different. Because of the
NP-completeness of the SAT problem, ﬁnding the optimal deci-
sion ordering is unlikely to be easier, and modern SAT solvers use
heuristics to compute decision orderings that are “good enough.”
For example, Chaff uses the Variable State Independent Decaying
Sum (VSIDS)heuristic [12]. (Pre-Chaff decision heuristics are sur-
veyed by Silva in [14].)
Most aforementioned SAT solvers were designed to deal with
general Boolean formulae. Useful information that is unique to the
SAT problems encountered during BMC is lost during the transla-
tion. In particular, the sequence of SAT instances that BMC pro-
duces for increasing path length is made up of problems that are
highly correlated; this means that information learned from previ-
ous SAT problems can help solving the current problem.
Based on this observation, we propose an algorithm to predict
a good variable ordering for the current BMC instance. Such a
linear ordering is computed by analyzing all previous unsatisﬁable
instances, and is successively reﬁned as the BMC unrolling depth
increases. We also propose two different approaches (static and dy-
namic) to apply this linear ordering; in both cases, the ordering is
combined with the SAT solver’s default decision heuristic to deter-
mine the ﬁnal variable decision ordering.
We implemented our new method on top of the BMC package in
VIS-2.0 [2] and the SATsolver Chaff [12]. Experimental studies on
real-world circuits show that our new method can speed up BMC
signiﬁcantly: It reduced the run time on 32 out of the 37 circuits,
and the average improvement in CPU time is 42%.
Related Work: The work most closely related is by Shtrichman
[13], who regarded the SAT instance in BMC as a combinational
circuit lying on a plane whose x-axis is the “time frames” and
whose y-axis is the “registers.” By breadth-ﬁrst search on the Vari-
able Dependency Graph (VDG), Shtrichman sorted the variables
according to their positions on the “time axis.” In contrast, our new
method can be viewed as sorting the variables according to their
positions on the other axis—the “register axis.”
Ganai et al. proposed a hybrid representation [6] (both circuits
and CNF formulae) in their SAT solver, to apply fast implication
on the circuit structure and at the same time retain the merit of
CNF formulae. Gupta el al. also applied implications learned from
the circuit structure to help the SAT search, where the implications
were extracted by BDD operations [9]. Lu et al. used circuit topo-
logical information and signal correlations to enforce a good deci-
sion ordering in their circuit SAT solver [11]. The correlated sig-
nals were identiﬁed by random simulation, and were applied to the
SAT search so that they were most likely to cause conﬂicts.
The incremental nature of BMC was also exploited by several
incremental SAT solvers [17, 5]. However, they primarily focused
on incrementally creating a new SAT instance from the previous
one, and on reusing previously learned conﬂict clauses. Reﬁning
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31.4while (1) f
if ( make decision( ) ) f
while ( bcp( ) == CONFLICT ) f
level = conﬂict analysis( );
if (level < 0) return UNSAT;
else back track(level);
gg
else
return SAT;
g
Figure 1: DLL search procedure with backtracking.
the SAT decision ordering, on the other hand, has not been stud-
ied. We believe that our new method can be combined with these
incremental techniques to further improve their performance.
2. Preliminaries
We represent the model as a 4-tuple hV;W;I;Ti, where V is
the set of present-state variables, W is the set of inputs, I(V ) is the
initial state predicate, and T(V;W;V
0) is the transition relation.
V
0 is the set of next-state variables.
Model checking a property with a ﬁnite-size witness or counter-
example can be translated into a series of SAT problems. Take the
invariant property GP (predicate P holds in all reachable states)
as an example: GP is false on a model if and only if there exist
ﬁnite-length paths from the initial states to states labeled :P. The
existence of such paths can be formulated as
I(V
0) ^
￿
1ik
T(V
i 1;W
i;V
i) ^ :P(V
k) : (1)
Here, V
i is the set of state variables at the i-th time frame. In BMC,
the ﬁnite length k keeps increasing until either a path is found (the
property is proven false) or k exceeds a predetermined complete-
ness threshold
￿ [1] (the property is proven true).
Eq. 1 is usually encoded in Conjunctive Normal Form (CNF). A
CNF formula is the conjunction of a set of clauses, each of which
is a disjunction of literals. A literal is the positive (or negative)
phase of a Boolean variable. Selecting a literal and making it true
is called a decision. If a clause has only one free literal and all
the other literals are false, it is called a unit clause. Every unit
clause triggers an implication—its only free literal must be true.
The process of applying the implication iteratively until no unit
clause is left is called the Boolean Constrain Propagation (BCP).
The basic DLL procedure for solving SAT problems is given in
Fig. 1, which iteratively makes decisions and then applies BCP. A
conﬂict may occur under a partial assignment—some clauses be-
come false after BCP, indicating a previous decision is not appro-
priate. The level of that decision is identiﬁed by conﬂict analysis,
following which, that decision is ﬂipped by backtracking. A clause
learned from the conﬂict is also added to the clause database to pre-
vent the search from repeating the mistake; such a clause is called
a conﬂict clause. The given formula is proven unsatisﬁable if and
only if there is a conﬂict without any decisions being made.
Whenever a formula is proven unsatisﬁable, there exists a ﬁnal
conﬂict that can not be resolved by backtracking. Such a ﬁnal con-
ﬂict (represented by an empty clause) is the unique root node of a
resolution subgraph (Fig. 2): the leaves are clauses of the original
formula, and the internal nodes are the conﬂict clauses added dur-
ing SAT search. By traversing this resolution graph backward, we
can identify a subset of the original clauses that are responsible for
this ﬁnal conﬂict. This subset of original clauses, called the unsat-
isﬁable core [18, 8], is sufﬁcient to imply unsatisﬁability. In Fig. 2,
the black squares on the left side form an unsatisﬁable core.
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Figure 2: The resolution graph.
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Figure 3: The unsatisﬁable core and the abstract model.
3. Our Algorithm
A subset of clauses of the CNF formula identify a subset of reg-
isters and logic gates of the circuit, which implicitly deﬁne an ab-
straction of the model. A logic gate is considered to be in the ab-
stract model if some clauses describing its gate relation appear in
the unsatisﬁable core. In Fig. 3, the black squares represent the
unsatisﬁable core, and the black gates represent logic gates in the
abstract model.
These abstractions are over-approximations, because the element
transition relations of the logic gates that are outside the current ab-
straction are assumed to be tautologies. However, such an abstract
model is sufﬁcient to prove that there is no counter-example of the
current length k. Had we known the current abstract model by an
oracle, we could have used it to help the decision-making during
the SAT search. The idea is to make decisions only on the variables
appearing in the current abstract model, since constraints among
them are already sufﬁcient to prove unsatisﬁability. By doing so,
only the logic relations among these variables will be explored; the
other irrelevant variables and clauses will not be ignored.
Although there is no way of knowing the current abstract model
before solving the SAT problem, abstract models extracted from
previous unsatisﬁable BMC instances can be good estimates. The
idea is to guess a subset of important variables and apply them
to solve the current instance (by assigning them ﬁrst in the SAT
search). When the estimation is perfect, no other variable in the
formula needs to be assigned before we are able to prove unsat-
isﬁability. Even when there are some discrepancies between the
estimation and reality, the size of the search tree is expected to be
signiﬁcantly reduced. In Fig. 4, the shaded area represents the un-
satisﬁable core from the length-3 BMC instance; variables appear-
ing in it are recorded and given higher priority during the decision-
making on the length-4 BMC instance.
In practice, the SAT problems in BMC are usually highly corre-
lated, e.g. their unsatisﬁable cores share a large number of clauses.
Furthermore, the vast majority of these SAT instances are unsatisﬁ-
able: For passing properties, they are always unsatisﬁable; for fail-
ing properties, all but the last one are unsatisﬁable. This means that
there is a sufﬁcient number of previous abstract models to compute
and reﬁne our estimation.
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Figure 4: Previous abstractions to help the current BMC instance.
3.1 Identifying Important Variables
To generate the unsatisﬁable core, additional bookkeeping is re-
quired during the SAT solving process. In particular, for each con-
ﬂict clause, its complete conﬂict graph must be recorded to memo-
rize all the clauses that are responsible for it. Since some of these
clauses may be conﬂict clauses themselves, at theend, we may have
many conﬂict graphs forming a Conﬂict Dependency Graph (CDG)
[3]. Variables appearing in the unsatisﬁable core can be easily iden-
tiﬁed by traversing the CDG from the ﬁnal conﬂict backward.
However, modern SAT solvers, like Chaff, periodically remove
conﬂict clauses that are deemed irrelevant (or less relevant) to the
current search. Disabling this feature may slow down the search
signiﬁcantly when solving difﬁcult problems. On the other hand, if
conﬂict clauses are allowed to be deleted, the dependency relation
in the CDG might be broken, which makes the construction of a
complete unsatisﬁable core impossible.
In order to generate a complete unsatisﬁable core without slow-
ing down the search, we maintain separately a simpliﬁed version
of the CDG. Our simpliﬁcation is in the representation of conﬂict
clauses—we only retain the dependency relations and replace each
clause by a pseudo ID. Compared to the number of literals in the
conﬂict clauses, which is often in the hundreds, the overhead of the
pseudo ID (an integer) is small. The simpliﬁed CDG retains all the
information required for identifying the unsatisﬁable core, while
the original clause database is left intact. Therefore, the periodic
removal of irrelevant conﬂict clauses is not affected.
In practice, the additional overhead of maintaining and ﬁnally
traversing our simpliﬁed CDG is low: The runtime increases by
about 5%, and the memory overhead is usually negligible. Such a
price is acceptable for our purpose.
3.2 Reﬁning the Decision Ordering
For each previous unsatisﬁable instance, we identify all the vari-
ables appearing in its unsatisﬁable core. Variables from all the pre-
vious unsatisﬁable cores are combined to determine a partial vari-
able ordering for thecurrent SATsearch (represented by varRank).
The overall algorithm, given in Fig. 5, accepts two parameters: the
model M and the invariant predicate P. The list varRank is used
to store the scores. Procedure gen cnf formula is used to generate
the CNF representation of the length-k BMC instance according to
Eq. 1. The formula F is then given to sat check, which also takes
varRank as a parameter. If F is unsatisﬁable, sat check returns
all the variables appearing in the unsatisﬁable core, which are used
to update varRank. After we move to the next k, the updated or-
dering will be applied again. The entire procedure terminates as
soon as F becomes satisﬁable, or the unrolling depth k exceeds the
completeness threshold.
Inside update ranking, variables appearing in the unsatisﬁable
core are assigned non-zero scores; the rest are assigned zero. Let
reﬁne order bmc (M, P) f
Initialize the list varRank;
for each k 2
￿ f
F = gen cnf formula (M;P;k);
(isSat;unsatV ars) = sat check (F;varRank);
if (isSat) return FALSE;
else update ranking (unsatV ars;varRank);
g
return TRUE;
g
Figure 5: BMC with the reﬁned decision orderings.
Table 1: BMC vs. reﬁne order BMC (both static and dynamic).
model T/F bmc new bmc (s) model T/F bmc new bmc (s)
(k) (s) sta. dyn. (k) (s) sta. dyn.
01 b F 39 25 24 19 b F 139 123 108
02 1 b1 (41) 6613 7200 5677 20 b (28) 3748 5617 3992
02 1 b2 (28) 835 3648 894 21 b F 93 80 76
02 3 b2 (65) 6944 494 476 22 b (41) 6164 5134 3986
02 3 b4 (65) 6906 433 475 23 b (25) 3968 3209 3644
02 3 b6 (59) 6861 352 368 24 1 b1 (22) 6045 748 1182
03 b F 214 222 238 24 1 b2 (22) 4992 775 1053
04 b F 85 70 67 24 1 b3 (22) 5075 782 1054
06 b F 962 589 596 25 b (90) 7107 3069 2922
11 b 2 (29) 3820 4533 2932 27 b F 34 27 37
11 b 3 (28) 4160 3102 3515 28 b F 782 855 683
14 b 1 (35) 201 2272 287 29 b (22) 4917 5397 4270
14 b 2 F 35 30 35 31 1 b1 (21) 5728 3831 4491
15 b F 12 13 12 31 1 b2 (21) 5838 2292 3552
16 1 b (83) 6948 2256 4537 31 1 b3 (21) 4321 1904 3748
17 1 b1 (264) 7161 7114 6965 31 2 b1 (20) 5419 5215 2660
17 1 b2 (12) 29 816 44 31 2 b2 (19) 6924 3180 5475
17 2 b1 (167) 7160 4331 4629
17 2 b2 (141) 7181 3475 3268 TOTAL 138k 86k 79k
18 b (20) 1172 2999 1049 RATIO 100% 62% 57%
bmc score(x) denote the score of variable x,
bmc score(x) =
￿
1jk
in unsat(x;j)  j ;
where in unsat(x;j) returns 1 if and only if x appears in the un-
satisﬁable core of the j-th BMC instance. Note that all previous
unsatisﬁable cores are used to determine the current ordering, be-
cause (1) we want to give preference to the variables appearing in
most recent unsatisﬁable cores, which usually have higher correla-
tion to the current one, and (2) we want to avoid relying exclusively
on any particular previous unsatisﬁable core, which may not always
be an accurate estimation of the current one.
3.3 Applying the Decision Ordering
We have applied our reﬁned ordering to the SAT solver Chaff
[12]; however, the proposed techniques can be easily adapted to
other DLL-based SAT solvers. In Chaff, every literal l is associ-
ated with a cha score(l), whose initial value is its literal count
in the CNF formula. During the SAT search, the score is updated
periodically as follows,
cha score(l) = cha score(l)=2 + new lit counts(l) ;
where new lit counts(l) is the number of new conﬂict clauses
(since the last update) in which literal l appears. All the literals are
sorted by the cha score(), and one with largest score is selected
and assigned ﬁrst.
Our pre-computed bmc score() can either replace or be com-
bined with cha score() to determine the ﬁnal ordering. We have
experimented with two different ways of combining the two scores:
in the static approach, the ﬁnal decision ordering is determined pri-
marily by bmc score(), with cha score() only as a tiebreaker.
It is called static because this conﬁguration is used throughout the
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SAT solving process. In the dynamic approach, the ordering is ini-
tially based primarily on bmc score() with cha score() as a tie-
breaker. However, if our estimation is found to be inaccurate, it
switches back to the default VSIDS heuristic, where the sorting is
based exclusively on cha score(). The rationale behind this ap-
proach is that the VSIDS heuristic is designed to favor the most
recently added conﬂict clauses, which may eventually dominate in
terms of literal counts for difﬁcult problems. Applying the VSIDS
heuristic in those cases allows the search process to be driven pri-
marily by these conﬂict clauses.
Whenever our estimation is not very accurate, or proving the un-
satisﬁability indeed needs almost all the variables, the SAT prob-
lem is considered difﬁcult. If the number of decisions required to
solve the problem is large, it is a good sign that the problem is dif-
ﬁcult. Therefore, in our implementation of the dynamic approach,
we switch back to the VSIDS heuristic as soon as the number of
decisions is greater than 1/64 of the number of original literals.
4. Experiments
We implemented our algoirthm on top of the BMC package in
VIS-2.0 [2, 16] and the SAT solver Chaff [12]. Our experimen-
tal studies were conducted on the set of IBM Formal Veriﬁcation
Benchmark circuits [10], with a 400MHz Pentium II with 1GB of
RAM running Linux.
Table 1 compares the CPU time of our new method to the stan-
dard BMC. The ﬁrst column is the name of the model. The sec-
ond column indicates whether the given property is true or false.
If the experiments cannot be ﬁnished within 2 hours, we compare
the CPU times spent to reach the maximum unrolling depth that
all methods can complete; in those cases, the maximum unrolling
depth is given in parentheses. The following three columns give
the CPU time of the standard BMC and our new method with both
static and dynamic conﬁgurations. Trivial experiments that can be
ﬁnished by all methods in less than 10 seconds have been excluded.
The average speedup of our algorithm is 38% (static) and 42%
(dynamic). Overall, we have achieved performance improvement
on 26 (for static) and 32 (for dynamic) out of the 37 circuits. In
form of scatter plots, this is shown in Fig. 6: Dots that are under
the diagonals represent the winning cases for our new method.
Some detailed information on a particular circuit, 02 3 b 2, has
been extracted. The two plots in Fig. 7 compare the standard BMC
to our new method on the number of decisions and the number of
implications at each unrolling depth. Note that smaller values for
the number of decisions indicate smaller SAT search trees.
5. Conclusions
Wehave presented a new method topredict and then successively
reﬁne the variable decision ordering for the SAT problems encoun-
tered in BMC. Experiments on real designs have shown that our
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Figure 7: Statistics on 02 3 b 2 (x-axis is the unrolling depth).
reﬁned decision ordering can signiﬁcantly speed up BMC. Further
experimental analysis has indicated that the performance improve-
ment is due to the reduction of the sizes of the search trees.
Our method exploits the unique characteristic of the SAT prob-
lems in BMC—the different SAT problems are highly correlated;
therefore, it complements existing decision heuristics of the SAT
solvers used for BMC. We believe that our method can be applied
also to other SAT-based problems, as long as their subproblems
have a similar incremental nature.
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